

• Q1 test 2 13 Nov 05

- 1 - A 10 pts each 5-8; 15 pts each
 Good Luck!
2. In an 8-bit machine $3C_{16}$ is subtracted from BD_{16} . Give the contents of the flags C, S, V, Z and PE (parity even) after this operation.

$$C = 1 \quad S = 1 \quad V = 0 \quad Z = 0 \quad PE = 0$$

2. AB. Formulate a mapping process from (macro) op-codes to (μ) control memory addresses given that μ -memory has 4K words, op-codes are 6 bits wide and 4 control words are needed for each macro-op

$00XX\ X\ X\ X\ 00$

- C. Illustrate your map with the op-code #2₁₀, give your address in binary.

- D. What is the size of the CAR? 10

3. AB. The text divides all interrupts into 3 classes. Give these 3 classes and an example of each.
- ext (async)
 - int (trap)
 - software (sys call)
- output

- C. What is an interrupt vector and how is it used?
 An address in memory associates part interrupt either loc of interrupt routine or pointer to same




4. Design a circuit for ALU which yields $S_1, S_0, C_{in} = 0 \quad C_{out} = 1$
 (Actually we need only one "stage" of the logic which is "fed" into a parallel adder.) The decoder will ease the pain

A:

B:

C:



D:



ORG 36
NOP I CALL INDIRECT
DECSP, PCTBR, BRTPC \cup JMP NEXT
SPTRAR \cup JMP NEXT
WRITE \cup JMP #FETCH#

ORG 48

SPTAR
WJMP NEXT
WLCSP, READ \rightarrow JMP NEXT
BRTPC \cup JMP FETCH



Q4-ops

A. This version of the chapter 5 computer has both an SP (points to TOS, grows towards low memory) and an FP (a "frame pointer"). The LINK - instruction reserves some stack space (for subroutine variables). The amount of space is given by the address field (it's a memory reference instruction). It does PUSH FP, FPC-SP, SP-SP+constant. UNLINK undoes this (but it doesn't know the "constant" (nor does it need it)). Write the execution cycles for these on the controls given they have "op-codes" R & S respectively. (Additional Adders are available)

A. LINK

~~c_{2t₀}: SP ← SP + 1, MBR ← FP
 t₁: MAR ← SP, FP ← SP where
 t₂: M ← MBR, SP ← SP + constant~~

t₃: change states

SP ← SP - 1

MAR ← SP, MBR ← FP, FP ← SP, SP ← SP + MBR(AD)

B. (parameter passing via the stack) [SP points to TOS, grows toward low memory]

A compiler would generate the code

```
push 10
push A
push 1
call P
```

For a procedure call P(A, B, 10) if the procedure body is as in the box.

- A. Suppose integers and addresses fit into 1 word of memory. At the beginning of P the variables A, B, C are still easy to obtain using the SP as an index register. What are the offsets from SP from FP for Var A? +1
 Var B? +2
 Var C? +3

- B. If Procedure P has local variables it will call LINK (Prob 7) to enable stack space for them. The variables A, B, C are still easy to obtain but this time via indexing from the FPP. What are the offsets from FP for Var A? +2
 Var B? +3
 Var C? +4
 QDE. This stack use allows for procedures to be called with a different number of parameters each time. It is called "left". We push the variables onto the stack in backwards order (right to left) then push the size of the variables onto the stack (ie. result take 2 words) when push the number of variables onto the stack (ie. result take 2 words) then push the number of variables onto the stack (ie. result take 2 words) like writeln (integer, real, integer)
 o what is the offset of the first variable from SP in general?
 $M[SP+1] + 1$

- C. What is the offset of the second variable from SP?

$$M[SP+1] + M[SP+2] + 1 + 1$$

$$M[SP+1] + M[SP+2] + M[SP+3] + 1 + 1$$

Q5-ops

Q5. This version of the chapter 5 computer has both an SP (points to TOS, grows towards low memory) and an FP (a "frame pointer"). The LINK - instruction reserves some stack space (for subroutine variables). The amount of space is given by the address field (it's a memory reference instruction).

It does PUSH FP, FPC-SP, SP-SP+constant. UNLINK undoes this (but it doesn't know the "constant" (nor does it need it)). Write the execution cycles for these on the controls given they have "op-codes" R & S respectively. (Additional Adders are available)

B. UNLINK

~~c_{2t₀}: SP ← FP, MAR ← FPC-SP, MBR ← M, SP ← SP + 1
 t₁: FP ← MBR
 t₂: SP ← SP + constant~~

t₃: change states

/ Procedure P, [A,B,C, integer]
 Local Variables:
 begin
 end

/ Procedure P, [A,B,C, integer]
 Local Variables:
 begin
 end

/ Procedure P, [A,B,C, integer]
 Local Variables:
 begin
 end

/ Procedure P, [A,B,C, integer]
 Local Variables:
 begin
 end

/ Procedure P, [A,B,C, integer]
 Local Variables:
 begin
 end

/ Procedure P, [A,B,C, integer]
 Local Variables:
 begin
 end

/ Procedure P, [A,B,C, integer]
 Local Variables:
 begin
 end

• Ques

test 2 13 Nov 85

4 - 4 10 pts each

5 - 3 15 pts each

Good Luck!

4. In an 8-bit machine $3C_{16}$ is subtracted from BD_{16} . Give the contents of the flags C, S, V, Z and PE (parity even) after this operation.

$$5/0/7/0/4/0/1/0/0/1/0$$

2. AB. Formulate a mapping process from (macro) op-codes to (μ) control memory addresses given that μ-memory has 1K words, op-codes are 6 bits wide and 4 control words are needed for each macro-op

$$50 \quad 56 \quad 4 \quad 1 \\ 180 \quad 24 \quad 4 \quad 1 \\ \hline 135$$

$$88.9\%$$

- C. Illustrate your map with the ~~op-code~~¹⁶, give your address in binary.

D. What is the size of the CAR?

3. AB. The text divides all interrupts into 3 classes. Give these 3 classes and an example of each.

$$100 \quad 8 \quad 12 \quad 4 \\ 100 \quad 8 \quad 12 \quad 4 \\ \hline 140$$

$$86.7\%$$

- C. What is an interrupt vector and how is it used?

4. Design a circuit for ALU which yields


(Actually we need only one "stage" of the logic which is fed into a parallel adder.) The decoder will ease the pain

$S_1 S_0$	$C_{in} = 0$	$C_{in} = 1$
00	A	$A + 1$
01	$A + B$	$A + B + 1$
10	$A + \bar{B}$	$A + \bar{B} + 1$
11	$B - 1$	B

A:

B:

|



$$8/2/2/0/2/6/0/0/3/0/0/1$$

$$\begin{array}{r} 80 \\ 18 \\ 16 \\ 12 \\ 6 \\ 0 \\ \hline 152 \end{array}$$

$$73.3\%$$

C.

2/0/0/2/0/3/0/1/1/4/1/1/2/0/1/1/2/0/0

$$\begin{array}{r} 30 \\ 24 \\ 30 \\ 28 \\ 10 \\ 6 \\ 3 \\ 4 \\ \hline 143 \end{array}$$

$$\frac{143}{270} \approx 53.0\%$$

$$\begin{array}{r} 15 \\ 14 \\ 24 \\ 22 \\ 30 \\ 8 \\ 7 \\ 6 \\ 5 \\ 16 \\ 2 \\ \hline 149 \end{array}$$

$$1/1/0/2/2/3/0/1/1/1/1/4/0/1/0/0/0$$

$$55.2\%$$

10/0/2010 10/0/2010 10/0/2010 10/0/2010 10/0/2010

10/0/2010 10/0/2010 10/0/2010 10/0/2010 10/0/2010

10/0/2010 10/0/2010 10/0/2010 10/0/2010 10/0/2010

10/0/2010 10/0/2010 10/0/2010 10/0/2010 10/0/2010

10/0/2010 10/0/2010 10/0/2010 10/0/2010 10/0/2010

10/0/2010 10/0/2010 10/0/2010 10/0/2010 10/0/2010

10/0/2010 10/0/2010 10/0/2010 10/0/2010 10/0/2010

10/0/2010 10/0/2010 10/0/2010 10/0/2010 10/0/2010

10/0/2010 10/0/2010 10/0/2010 10/0/2010 10/0/2010

10/0/2010 10/0/2010 10/0/2010 10/0/2010 10/0/2010

10/0/2010 10/0/2010 10/0/2010 10/0/2010 10/0/2010

10/0/2010 10/0/2010 10/0/2010 10/0/2010 10/0/2010

10/0/2010 10/0/2010 10/0/2010 10/0/2010 10/0/2010

10/0/2010 10/0/2010 10/0/2010 10/0/2010 10/0/2010

10/0/2010 10/0/2010 10/0/2010 10/0/2010 10/0/2010

10/0/2010 10/0/2010 10/0/2010 10/0/2010 10/0/2010

0/0/0/4/2/1/2/1/4/0/1/0/1/0/2/0

48
22
10
18
28

53.0%

143

0/0/2/2/3/1/2/0/1/3/2/1/1/0/1/0/0

26
33
10
18
7

56.3%
152

0.33
30 1.00
9 30
270