

ORG FALL 05 TEST 1  $\mu$ -op's by

1. FETCH STATE of Ch. 5 computer: Show it all: 'controls',  $\mu$ -op's and explicitly show where the state changes go to (end when).


[6, 1, 6, 2, 2, 1, 1, 0  $\rightarrow$ ] 80

2. IEff (Input-Enable flip-flop): When  $E=0$  the IEff holds its current value. Otherwise, when  $E=1$  the input line I is 'loaded' into the IEff. In each part below, use the given flip-flop and NO MORE THAN 3 GATES to realize an IEff.

A.



B.



[~~9~~ 1, 2, 5, 0, 1, 0, 0, 1, 0] 82

3. X & Y are address in memory for the Ch. 5 computer. The contents of MDX & MY] contained the address for the operands a & b respectively. AB write down a sequence of assembly statements (i.e. machine level) which will do "b = a + b".

[5, 0, 1, 2, 2, 1, 2, 1, 1, 4, 0] 56

C. How many clock cycles does it take for your program in (AB) to run?

D. The clock on the Ch. 5 computer runs at 2MHz. How much time (in micro-secs ( $\mu$ sec)) [nd cycles] does it take for the number of cycles in (C)?

4. Suppose  $X = 987_H$  and  $Y = 654_H$  in the above problem. Write down  $\mu$ -op's which when done in sequence will do the same thing (namely  $M[MY] \leftarrow M[MX] + M[MY]$ ) using a minimal no. of clock cycles.

[2, 6, 2, 0, 2, 4, 1, 0, 0, 2, 0] 67

5. Using the 4 T flip-flops below realize the register R with controls a & b so that the  $\mu$ -ops  $a: R \leftarrow R+2$ ,  $b: R \leftarrow \bar{R}$  and if ( $a=0$  and  $b=0$ ) then R holds, all words.

[7, 0, 0, 0, 1, 1, 1, 3, 0] 79

Controls { a -  
          b -



Register R

6. FIFO Queue/Circular buffer: 128 word circular buffer is added to the Ch.5 computer. New registers FRONT (12-bits), REAR (12-bits) COUNT (8-bits) and 1-bit flags UE (underflow error) and VE (overflow error) are added. The buffer is in memory addresses F00<sub>H</sub> through F7F<sub>H</sub>. Two new instructions are added:

Inbuff (op code r): ~~AC ← M[REAR]~~ ← AC, INC REAR, INC COUNT  
 Outbuff (op codes): AC ← M[FRONT], INC FRONT, DEC COUNT

However however both pointers wrap around ( $F00_H \leq FRONT, REAR \leq F7F_H$ ) and the flags UE, VE are set on their occurrence

[if "Pop" from empty buff then UE ← 1 and if "Push" to full buff then VE ← 1]

Your job is to write the execution cycle (with controls) for both instructions

A. Inbuff

B. Outbuff

[0, 0, 1, 1, 1, 2, 1, 2, 2, 1, 0, 3, 0, 1, 1]

47

7. The Ch.5 computer when faced with a machine instruction of the form ~~xxxxxxx~~ "knows" it is either a register reference (12 possible) or I/O (6 possible) instruction.

reg ref or I/O

A. What is the smallest bit width needed to know which instruction? (Of course the Ch.5 computer uses all 13 other bits, but we want the smallest number of bits it could be encoded into.)

B. If we used your answer in (A), how many more <sup>such</sup> instructions could we "fit" using the same bit field?

C. We now have some "spare bits" i.e. not used by  $\mu$  or determining which reg ref or I/O instruction. What is the width of this field? **54**

D. Let's us use the field in C to be a signed constant (in 2's comp) which (in one of used op-codes in (B)) is loaded into the AC. Write the  $\mu$ -op which loads the AC after a Ch.5 fetch. [Assume the field in C is the rightmost bits]

E. What is the range of values that the AC could have after such a "load immediate" instruction?

8. In the table below; either write no and say why or write yes. See the examples below. Notation  $\mu$  such as in the Ch.5 Computer

	$AC \leftarrow AC - M$	$MBR \leftarrow AC$	$EAC \leftarrow AC + AC$	$NAR \leftarrow M$ (bottom 12 bits)
could be $\mu$ -op?				
could be machine level instruction?				

Examples: Consider  $AC \leftarrow AC - 1$ . Although it is neither an assembly instruction nor a  $\mu$ -op for the Ch.5 computer it could be both so we should answer yes & yes. On the otherhand  $SC \leftarrow 1$  could only be a  $\mu$ -op (why not ass?) and  $AC \leftarrow M$  [address part of MBR] could only be an ass. instruction (why not  $\mu$ -op?)

**[5, 2, 6, 1, 1, 1, 0, 1, 1, 1, 0]**

**82**

1. FETCH STATE of Ch. 5 computer; Show it all: controls,  $\mu$ -op's and explicitly show where the state changes goto (and when).

Co t<sub>0</sub>: MAR  $\leftarrow$  PC, PC  $\leftarrow$  PC + 1


Co t<sub>1</sub>: MBR  $\leftarrow$  M

Co t<sub>2</sub>: I  $\leftarrow$  MBR(A), OPR  $\leftarrow$  MBR(2-4)


Co t<sub>3</sub>: if  $q_7 I$  go indirect ( $C_1 \leftarrow 1$  or  $R \leftarrow 1$ )  
 else  $q_7 + I$  go execute ( $C_2 \leftarrow 1$  or  $F \leftarrow 1$ )

2. IEff (Input-Enable flip-flop): When  $E=0$  the IEff holds its current value. Otherwise, when  $E=1$  the input line I is 'loaded' into the IEff. In each part below, use the given flip-flop and NO MORE THAN 3 GATES to realize an IE ff.

A.



B.



3. X & Y are address in memory for the Ch. 5 computer. The contents M[X] & M[Y] contained the address for the operands a & b respectively. AB write down a sequence of assembly statements (i.e. machine level) which will do "b = a + b".

LDA X I  
 ADD Y I  
 STA Y I

C. How many clock cycles does it take for your program in (AB) to run?

36

D. The clock on the Ch. 5 computer runs at 2MHz. How much time (in micro-secs (μsec)) [not cycles] does it take for the number of cycles in (C)?

18


4. Suppose  $X = 987_H$  and  $Y = 654_H$  in the above problem. Write down  $\mu$ -op's which when done in sequence will do the same thing (namely  $M[M[X]] \leftarrow M[M[X]] + M[M[Y]]$ ) using a minimal no. of clock cycles.

- MAR  $\leftarrow$  987  
 - MBR  $\leftarrow$  M  
 - MAR  $\leftarrow$  MBR(AD)  
 - MBR  $\leftarrow$  M, MAR  $\leftarrow$  654  
 - AC  $\leftarrow$  MBR, MBR  $\leftarrow$  M  
 - MAR  $\leftarrow$  MBR(AD)  
 - MBR  $\leftarrow$  M  
 - MBR  $\leftarrow$  MBR + AC  
 - M  $\leftarrow$  MBR

9 cycles

- MAR  $\leftarrow$  987  
 - MBR  $\leftarrow$  M, MAR  $\leftarrow$  654  
 - MAR  $\leftarrow$  MBR(AD), MBR  $\leftarrow$  M  
 - MAR  $\leftarrow$  MBR(AD), MBR  $\leftarrow$  M  
 - MBR  $\leftarrow$  M, AC  $\leftarrow$  MBR  
 - MBR  $\leftarrow$  MBR + AC  
 - M  $\leftarrow$  MBR  
 7 cycles

5. Using the 4 T flip-flops below realize the register R with controls a & b so that the  $\mu$ -ops  $a: R \leftarrow R+2$ ,  $b: R \leftarrow \bar{R}$  and if  $(a=0 \text{ and } b=0)$  then R holds, all words.



6. FIFO Queue/Circular buffer: 128 word circular buffer is added to the Ch.5 computer. New registers FRONT (12-bits), REAR (12-bits), COUNT (8-bits) and 1-bit flags UE (underflow error) and VE (overflow error) are added. The buffer is in memory addresses  $F00_{H1}$  through  $F7F_{H4}$ . Two new instructions are added:

Inbuff (op code r):  $MAR \leftarrow M[REAR] \leftarrow AC$ , INC REAR, INC COUNT  
 Outbuff (op codes):  $AC \leftarrow M[FRONT]$ , INC FRONT, DEC COUNT

However however both pointers wrap around ( $F00_{H1} = FRONT, REAR \leq F7F_{H4}$ ) and the flags UE, VE are set on their occurrence [if "Pop" from empty buff then  $UE \leftarrow 1$  and if "Push" to full buff then  $VE \leftarrow 1$ ]

Your job is to write the execution cycle (with controls) for both instructions

### A. Inbuff

$rC_2 t_0$ :  $MBR \leftarrow AC, MAR \leftarrow REAR, REAR \leftarrow REAR + 1$ , if COUNT = 128 then  $VE \leftarrow 1$   
 $rC_2 t_1$ :  $M \leftarrow MBR$  if  $REAR = F80$  then  $REAR \leftarrow F00$   
 $rC_2 t_2$ :  
 $rC_2 t_3$ : change states.

### B. Outbuff

$SC_2 t_0$ :  $MAR \leftarrow FRONT, FRONT \leftarrow FRONT + 1$ , COUNT-- if COUNT = 0 then  $UE \leftarrow 1$   
 $SC_2 t_1$ :  $MBR \leftarrow M$ , if  $FRONT = F80$  then  $FRONT \leftarrow F00$   
 $SC_2 t_2$ :  $AC \leftarrow MBR$   
 $SC_2 t_3$ : change states

7. The ch.5 computer when faced with a machine instruction of the form  $\boxed{1111} \boxed{0000} \boxed{0000}$  "knows" it is either a register reference (12 possible) or I/O (6 possible) instruction,  $12+6=18$   $2^4 < 18 < 2^5$  reg ref or I/O

A. What is the smallest bit width needed to know which instruction? (Of course the ch.5 computer uses all 13 other bits, but we want the smallest number of bits it could be encoded into.) 5

B. If we used your answer in (A), how many more <sup>such</sup> instructions could we "fit" using the same bit field?  $32 - 18 = 14$

C. We now have some "spare bits" i.e. not used by  $q_7$  nor determining which reg ref or I/O instruction. What is the width of this field?

$16 - 3 - 5 = 8$

D. Let's us use the field in C to be a signed constant (in 2's comp) which (in one of our used op-codes in (B)) is loaded into the AC. Write the  $\mu$ -op which loads the AC after a ch.5 fetch. [Assume the field in C is the rightmost bits]

$AC(\text{bottom 8 bits}) \leftarrow MBR(C)$   $AC(\text{top 8 bits}) \leftarrow \begin{cases} FF & \text{if } MBR(7) = 1 \\ 00 & \text{if } MBR(7) = 0 \end{cases}$   $\left[ \begin{matrix} 7 \\ 0 \end{matrix} \right] MBR$

E. What is the range of values that the AC could have after such a "load immediate" instruction?

$-2^7 \leq 2^7 - 1$

8. In the table below; either write no and say why or write yes see the examples below. Notation  $\leftarrow$  such as in the ch.5 Computer

	$AC \leftarrow AC - M$	$MBR \leftarrow AC$	$EAC \leftarrow AC + AC$	$MAR \leftarrow M(\text{bottom 12 bits})$
could be $\mu$ -op?	no memory reference takes several clock cycles	yes <del>what</del> we have seen it often	yes	no memory reference again
could be machine level instruction?	yes (SUB $x$ where $x$ is add of $M$ )	no MBR is invisible at machine level	yes Shift left EAC with zero fill	no MAR like MBR not programmable

Examples: Consider  $AC \leftarrow AC - 1$ . Although it is neither an assembly instruction nor a  $\mu$ -op for the ch.5 computer it could be both so we should answer yes & yes. On the otherhand  $SC \leftarrow 1$  could only be a  $\mu$ -op (why not ass?) and  $AC \leftarrow M[\text{address part of } MBR]$  could only be an ass. instruction (why not  $\mu$ -op?)

~~15, 2, 4, 6, 7, 1, 1, 1, 10, 1, 1, 0, 1, 1, 1~~