

ORG Test 2 Mar 28 (Post increment into brcde) by _____
Show full work 1-4 worth 10 pts each 5-8 worth 15 pts each

1. AB. If has been decided to replace a μ -memory of 1024 words each 100 bits wide with a μ -memory / memory combination. If there are only 128 different bit patterns in the old μ -memory, how many bits would be saved?


2. Carefully "step by step" illustrate the restore method when
C. Fill in the blanks with H (horizontal) V (vertical) B (Both) N (neither)
All New μ -memory is _____ memory is _____

2. AB. Formulate a mapping process from (macro) op-codes to
(a) control memory addresses given that μ -memory has
1024 words op-codes are 5-bits wide and 8 control words
one needed for each macro-op.

C. Illustrate your map with the op-code 13₁₀ give the
address in binary!

3. For the 4-bit parallel adder to right write down the boolean expression which will yield the following flags

$$A \oplus C = B \quad S = C_1 \oplus 2 =$$



$$D. V = E. F_E =$$

4. For the function table to right draw the circuit of a typical stage of the arithmetic circuit.

$$\begin{array}{|c|c|c|} \hline S, S_0 & C_{in} = 0 & C_{in} = 1 \\ \hline 00 & A + B & A + B + 1 \\ \hline 01 & A - B & A \\ \hline 10 & B - 1 & \frac{B}{2} \\ \hline 11 & B & B + 1 \\ \hline \end{array}$$

$$B_i$$

$$A_i$$



5. Write op-code in the Chapt 8 style which does XCHG: $AC \leftarrow M, M \leftarrow AC$. To start you off right, worry about effective addresses. The op-code is 7.

6. A 12-bit SP(stack pointer) has been added to the chapt 5 computer. SP points to TOS (top of stack) and grows toward low memory. Your task is to write the execution cycles (with controls) for CALL (op code r) and RETURN (op codes)

A. CALL
B. RETURN

7. The Prob 7 computer is a 16-bit machine with 4 general purpose registers and 2 kinds of addressing modes. Op codes are 16-bits wide and instructions which need an address or constant are two words long. The second word is the address or constant.

Memory Address		Registers		Memory Contents	
Name	Contents	Name	Contents	Name	Contents
R0	13	R0	X	O	
R1	4	R1		1	3
R2	5	R2		2	10
R3	8	R3		3	6

PC = 0 and the contents of the machine are given to the right. The op code X is for the instruction which loads register R0. Give the contents of R0 after this instruction is executed, if the source is in the addressing mode,

A. Immediate —
B. Direct. — C. Indirect —
D. Register R1 indirect — E. Relative —
F. Indexed by R2 — G. Register R3 —
H. Relative with index R1 and displacement —

9	0
---	---

E. This problem is on the 68000 (by Motorola)

- A. Register width _____
- B. Address bus width _____
- C. Word size _____

D. Each memory address contains how many bits _____

E. In terms of instruction formats it's a _____ address machine.
F. Which addressing mode is missing _____

G. Auto-increment is _____ increment

H. Auto-decrement is _____ decrement

I. How many Mem Bytes can the 68000 directly address _____
Addressing Modes

J. K. In the relative mode, the displacement is a word
long what is the memory range of this mode

L. In relative with index and displacement, again the
~~source~~ and computed address and the address bus
are not the same size. What is done?

Immediate

Instructions are one word + extension (for data or address
as needed) Give the length in bits for each of
the following

- M. Quick Immediate _____ N. Immediate-word _____
- O. Immediate long word _____

P. Q. The immediate-word is shorter than its destination
what is the range of integers

RST. Why is there a quick immediate mode?
(what is the trade off and why is it worth while?)

$$\text{rev/sec} = 81.68 \text{ in/sec} \quad 6.8 \text{ ft/sec}$$

408 ft/min

25504.4 ft/hr idea 15 miles/hr

Designing a digital bicycle speedometer. Count revolutions of the front wheel (in rev/sec) and translate this into speed (in mph). The equation $r = 13 s$ is helpful, where r = number of revolutions of front wheel per second and s = speed in miles per hour.

mph miles/hour hour/min min/sec ft/mile

ft/min 1/4 1 rev/in

A. Assume the register AR contains the number of revolutions in the last second. If speeds of at least 100 mph need to be accurately read, how wide must AR be? 14

$$s = 100$$

$$r = 1300$$

BC. Assume the register C contains the total number of revolutions since the speedometer was last turned on. If distances of at least 100 miles need to be accurately reported, how wide must C be? 26

$$r_{\text{sec}} = 1000 / sr \quad 3600 sr / sec \quad 3,600,000 / 2^{24}$$

D. To get the correct value in AR from the value in C we add registers OC (old C) and ROC (Real Old C) the same width as AR. Assume the control line P is "1" for exactly 1 clock cycle per second, then the micro-op P: $\overline{ROC} \leftarrow OC$ $OC \leftarrow C$ (the correct number of low order bits) is added to the system. Explain how the value for AR can be obtained.

$$AR = OC - ROC$$

EFG Draw a block diagram of the system so far (when do you load AR?)



HJ

A "look up" table is used to translate the value in AR to the correct output codes to display the current speed. The output display has 3 digits (like 37.2) and each digit is displayed by a 7-segment display unit (decimal point is always on) what size (ie $2^n \times m$) ROM is needed? 2^12

JK

We are almost done with output, but the display units use too much of the battery an so we need a control line Q which is "1" for exactly 1 clock cycle. somewhere between 50 and 100 times a second. The clock rate is 1 mega Hz and we add another register D with $\mu\text{-op } 1: D \leftarrow D+1$ and let Q be the boolean value of ($D=0$). Find the width of D 4 (Values somehow will only be displayed when D=1, saving lots of current (i.e. battery juice))

$$50 < \frac{10^6}{2^n} < 100 \quad \frac{1}{2} < 10^4 < 2$$

$$n = 14$$

LNN Finally we start on input. A tiny magnet is put on one spoke of the front wheel and a magnetic sensor is placed on the front fork. Spinning the front wheel, we find that the sensor "feels" the magnetic field for $\frac{1}{16}32$ of every rotation of the wheel. The clock rate is 1 MHz, how many clock pulses does the sensor "feel" the magnetic field each revolution if the bike is going 100 mph?

$$\text{24.03 if the bike is going 1 mph? } \underline{2403.84 \text{ in}}$$

$$r = 1300 \text{ rev/sec} \quad 10^6 \text{ clk/sec} \quad \frac{10^6}{1300} \text{ clk/sec} \quad \frac{10^6}{32 \cdot 32 \cdot 32} \text{ rev}$$

OP If the sensor sends "logic 1" to the speedometer when it "feels" the magnetic field and "logic 0" otherwise, This input is serially loaded into the register IR which is four bits wide. Label the sensor output line MS (magnetic sensor) write the μ-op which does this and include "control" part in the μ-op.

1: shl IR, R, 6 ms

QRSTUVWXYZ:

Draw a circuit which translates the "leading edge" of MS into a 1 clock pulse long output (i.e. so that


out: $C \leftarrow C + 1$

keeps the correct count of the number of revolutions)

once $Q = 1 \& IR = 1111$ ~~then out is 1~~

~~out is 1 for one clock cycle then out is zero until the next leading edge~~

za: There are 2 states ($Q=0$) and ($Q=1$) describe what each is looking for
 $(Q=0)$: clear
 $(Q=1)$: wait



Note that ms clock runs during the run

b: Now we are ready to initialize the speedometer, which of our registers need to be initialized (AR, C, OC, ROC, D, IR) if we don't care if it gives incorrect results speeds ~~for~~ or distance for 30secs or so but it needs to be correct after 1 min of operation.

c.

cd How would you initialize the value of C? $C \leftarrow 0$

11. A computer has 128 K of 29 bit words of memory. Machine instructions fit into one word with an address field, a register field, an indirect bit. There are 32 registers R0 - R31. A. How many such op codes are there? B. What is the width of the PC? C. MAR? D. MBR? E. R0-R31? (most likely) F (second most likely?). Draw a reasonable instruction format with the number of bits in each field.

12. A Rewrite q'r : if ($X=0$) then $PC \leftarrow PC+1$ without the if then if X is 4-bit wide. B. Rewrite q'r: $AC \leftarrow AC + 1$ without the q' in the control. C. If the micro-op abc : $A \leftarrow B, B \leftarrow C, C \leftarrow A$ can happen in a computer then the computer must have how many internal buses?

13. Write a sequence of machine instructions for the Ch.5 computer which will. A. $AC \leftarrow M[m] V$ $\underset{m,n \text{ in memory}}{\underset{\text{locations}}{\underset{a}{\text{MEM}}}}$ B. $AC \leftarrow M[m] - M[n]$ C. $PC \leftarrow M[m](\text{Address})$ D. Suppose the AC contains the instruction say ZT, write a sequence of instructions which will eventually execute this instruction.

14. A study of programs on the ch5 computer shows that 60% of the executed instructions are either register ref or I/O instructions and 40% of the others are indirect. And the average time of program execution is 77. The same program mix is run on the jazzed up version where I/O ref ref instructions are executed in 87s. What is the average program time on the the jazzed up ch5 computer.

15. Implement t: $AC \leftarrow \text{ord}(AC)$ where AC is a 4-bit register and card(AC) is the number of 1's in the AC. Use your favorite flip-flops, a decoder and an encoder.
16. Draw an analogy between interrupts and phone calls. A. What acts like INT, SOF? B. What is the alternative to interrupt driven phone calls. C. What feature does the Ch5 computer have that the absent minded professor have in regards to this issue.

17. A machine instruction NOP (no operation) is not do nothing at the μ-op level. In the ch5 computer which registers must change? Which registers can change? (time period start of fetch of NOP to start of fetch of next instruction.)

18. Like C only with SP (stack pointer) register and the operations are push and pop. See Also Prob 5-13
19. In ch5 computer add A (1 bit flag) initially cleared; T_1, T_2 12-bit registers, NU 4-bit register.
A goes to: $T_1 \leftarrow \text{MBR}(\text{AD}), \text{MAR} = \text{PC}$
" " $T_2 \leftarrow \text{M}\text{BR} \leftarrow \text{N}, \text{PC} = \text{PC} + 1$
" " $T_2 \leftarrow \text{MBR}(\text{AD}), \text{NU} \leftarrow \text{MBR}(\text{A})$
 $t_3: A \leftarrow 1, \text{stay in } C_2$
Ans to: $\text{MAR} = T_1, T_1 \leftarrow T_2 + 1$
" $t_1: \text{M} \leftarrow \text{MBR}$

What does it do? Why
would you want to?

" $t_2: \text{if } (\text{NU}=0) \text{ then } \text{A} = 0 \text{ & soft fetch}$
else stay in execute.

ORG Test4.SPP NAME _____
Problems 1-4 worth 10 points each. 5-8 worth 15 points each.
Since you wrote "Be Neat", Good Luck!

1. Complete the table to the right for the Chap. 5 computer.

	Full Name	Width
PC		
AC		
MAR		
OUTP		
MBR		

2. Using 8-bit register write in the following "codes": A. -35 in signed-magnitude
B. -35 in 1's complement
D 52 in BCD
E. '3' in ASCII with the most significant bit ODD parity (given '0' is decimal 48)
3. Write a sequence (program) for the Chapter 5 computer (the Machine instructions which will "do" the Pascal code to the right. X and Y are locations in memory containing the values of X & Y. The value Z is ~~not~~ nowhere in memory.

4. The Super-Jazzy Chap. 5 computer has all states 3 cycles long and both register reference and I/O instructions are executed during the last fetch cycle (clock now). The program mix of executed instructions is 10% interrupts, 40% register reference or I/O instructions, 29% direct memory reference and 30% memory indirect instructions. The average time of a program on the old Chapter 5 computer was T. If the same program mix is run on the Super-Jazzy Computer what would the average program time be?

Q20 M1 P2

5. Using the execution cycle of the Chap1.5 Computer (4 clock cycles), write down the necessary controls and ops which will do the following operations (machine instructions) with the given op-codes. Assume a Chap1.5 fetch and that \oplus is available.
- A_y, M \leftarrow AC, AC \leftarrow M op-coder" B, M \leftarrow MC (AC doesn't change) op-coder"

for Chap1.5 computer

6. Write down N-ops which when "done" in sequence will swap the contents of the memory word pointed to by the address portion of M[123H] with the contents of the memory word pointed to by the address portion of M[ABC_H]. This can be done in 12 cycles, using more cost points.

7. A IE flip-flop has 2 inputs I & E. When E=1 then the contents of I is loaded. When E=0, the flip-flop is in a hold. (i.e. E = enable J = input). Construct an IE - flip-flop using a JK flip-flop, (and some gates)

BC, (with 10pts, A while 5) Construct a 2-bit register R with IE flip-flops which does a: R \leftarrow 0; b: R \leftarrow y, c: R \leftarrow y where y are the two input lines y₁ \leftarrow INPUT LINES \rightarrow y₀



use the given stuff and assume abc = 0 always

- E. A brand new design for the chapter 5 computer is being considered. First a new 12-bit register X is added (X for index). Second the instruction for mult is changed. The fields are
- | | | | | |
|---|---|---|---|---|
| I | E | A | B | C |
| 1 | 1 | 2 | 4 | 8 |
- The widths below.

If E = 1 then we have a full address stored reference that is I = indirect bit as before, A is the op code, and B & C together give the memory address

If E = 0 then A & B = 0 then we have an Indexed memory reference, that is I = indirect bit ~~before~~ and if I = 0 then the effective address is X + C or C is the offset from the contents of X to find the effective address. If I = 1, thus is done twice. If E = 0, A = 0 & B = C then I = 0 says it is a register reference instruction and I = 1 says it is an I/O instruction both determined by the field C. Another parallel adder is added to the CPU.

- A. What is the maximum number of
1. Full address instructions?
 2. Indexed memory reference instructions?
 3. Register reference instructions?

- B. The instruction is 00 000001 11100011 (cp) is an ADD to AC write the execution cycle of this instruction. (Assume MBR saved in registers I, E, A, B, C like if OP were done in Ch 5)

- C. Write the indirect cycle for this system; Assume a chapter 5 fetch with all contents of MBR saved in registers I, E, A, B, C like if OP were done in Ch 5

- D. What is the main advantage of this design over that of Ch 5. And what is the main disadvantage?

- Q. Discuss the following:
 A. What changes can be made in the present computer system to make it more efficient?
 Q. Write about the following:
 a) Word processor
 b) Microprocessor
 c) Microcomputer
- Q. Discuss the following:
 a) What is stored in the memory of a computer?
 b) What is the last instruction of the interrupt routine?
 c) What is the last instruction of the interrupt routine if it does not do.
- Q. Using $2^{10} \times 10^3$, 8 bit characters, 16 bit/program, 4800 bits per second, estimate the following:
 a) A minimum word size required for memory buses.
 b) A page size as required from the memory of 16 bits.
 c) A word size for memory buses of 36 sectors (say 32) of 2¹² bytes.
 d) Add two new registers (12 bit) meant for base and limit pointers.
 These are pointers to a memory queue. Write 16 bit binary code for two new instructions. A sequence (op code 0) which loads the memory pointer and addresses from bus. Include control codes for both right points and left points.
- Q. Implement (use chain method) of a 5-bit stack using 8 bit words, which has two's complement, overflow free.
 Q. If the program to the right is executed in assembly language,
 a) What is the content of stack after execution?
 b) At what address is the contents of stack?
 c) Provide the assembly language code for the same.

HAS HW ASSIGNMENTS

CDA 4102 -01 "Orcs" Instructor: "the good doctor" Belenot
Office 218 Love Office Hours MW 12:30 - 2:15 Th 12:30 - 1:15

PREREQUISITES: A "C" or better in both CS 201 & CS 202

COT 3132 Digital Networks AS ED & SD
COP 3402 Ass. Lang. Proj. (or Any Other Ass. Long.)

Main text: Mano Computer System Architecture 2nd Ed

Text: KANE 68000 Microprocessor Hand book

Sup. Notes: at Kinko or Target (Includes all TP's (see below))

Recom: KIDDER The Soul of a new Machine

GRADES: A $\geq 90\%$, B $\geq 80\%$, C $\geq 68\%$, D $\geq 60\%$

Based on Hw 5% (see below) TP 15% (see below)
TEST 1 20% (tentatively Feb 8st ch 1 - 6 Mano & KANE)
TEST 2 20% (tentatively Mar 85 ch 7 - 10 Mano Ch 24, 5, 6)
FINAL 40% (written in Store 25 Apr 85 3-5 pm) on Everything
wed 11 Dec @ 8 pm.

HW: Generally 8 or 9 problems from Mano. Assigned on Tues and due the next Tues. Late work will not be accepted. Up to 3 people can turn in the same sheet (but there must be 3 different handwritings). Each HW is graded on 0..5 scale. 2 pts for correctness of one or two problems chosen at random. 2 pts for attempting all the problems 1 pt for "presentation". HW average is computed by min (sum of grades / 4.5 * number of HW's, 100%)

TP: A list of TP's and due date one in the sup. notes (KINKO/TARGET) These must follow different rules from HW. Graded on 10 Rules (1) THEY MUST BE YOUR OWN WORK
Then other rules cost 1 pt each if not obeyed (#1 costs everything)
(2) Must be in INK
(3) Must be on $8\frac{1}{2} \times 11$ paper
(4) Do not use both sides of a page
(5) additional pages clipped or stapled together

Late TP's will not be accepted. Your TP average is obtained by averaging the best 3's of your TP scores.

CONTENT: ALL OF MANO, MOST OF KANE: ST DO spaced

Ch 1: Ch 1 Probs 1-10 Ch 2 Probs 1-10 Ch 3 Probs 1-10 Ch 4 Probs 1-10

HW 2 due 21 Jan 85

Ch 2 Probs 13, 15, 17 Ch 3 Probs 21, 23, 33
Ch 4 Probs 5, 11, 16