

TP	Due Date	Topic
1	17 JAN 85	1-bit register
2	24 JAN 85	3-bit register
3	31 JAN 85	FIFO buffer 1
4	12 FEB 85	FIFO buffer 2
5	14 FEB 85	Priority encoders
6	21 FEB 85	Delay circuit
7	28 FEB 85	Software Stack pointer
8	7 MAR 85	Micro Code [&4pg Notes]
9	28 MAR 85	Asyn Tx
10	4 APR 85	Asyn Rx [&4pg Circuits]
11	11 APR 85	Rc Flags
12	18 APR 85	Multiplication Unit.

SPRING 1985 "ORG"

CDA 4102 - 01

Bellenot 12/21/84


1-bit register R.

R has two outputs (Q, \bar{Q}), one input (for load) and four control lines (CLEAR, SET, LOAD, COMPLEMENT).

R satisfies the following table

input	clear	set	load	compl.	control inputs	current state	next state
y	0	0	0	0		Q	Q
y	1	0	0	0		Q	0
y	0	1	0	0		Q	1
y	0	0	1	0		Q	y
y	0	0	0	1		Q	\bar{Q}
y	\leftarrow all others \rightarrow					Q	? (doesn't matter)

For example R could be realized using a JK flip flop via the following circuit



YOUR PROBLEM: WITHOUT putting any gates on the clock line NOR using pre-clear or pre-set, realize the 1-bit register R

A. with a D flip flop

B. with a T flip flop

TP 2 due 24 Jan 1985 3-bit register R

R has 6 Outputs $R_2, R_1, R_0, \bar{R}_2, \bar{R}_1, \bar{R}_0$ and 3 inputs y_2, y_1 and y_0 . There are also control lines for

Load : $R \leftarrow y_2, y_1, y_0$

clear : $R \leftarrow 0$

increment : $R \leftarrow R + 1$

decrement : $R \leftarrow R - 1$

two's complement : $R \leftarrow$ the 2's complement of what is in R

Draw a circuit that realizes the register R subject to the following conditions

1. Use T flip-flops (3)

2. Do not put any gates on the clock line (which can be implicit)

3. Do not use preclear or pre set

4. Do not use any adders (full or half)

5. When all control lines are at 0, the contents of R doesn't change

6. If two or more of the control lines are at 1, we are in a "don't care" mode

Hint: The following algorithm yields the 2's complement of the binary number $b_{n-1} b_{n-2} b_{n-3} \dots b_3 b_2 b_1 b_0$ in an n-bit register.

```
i ← 0
while  $b_i = 0$  do  $i \leftarrow i+1$ 
    i ← i+1
while  $i \leq n$  do { $b_i \leftarrow \bar{b}_i$ 
    i ← i+1}
```

This algorithm can be done in one clock pulse.

TP 3 & 4 A sort of FIFO buffer designed by two people mad at each other or by a schizoid. X, A, B, C, D, E are registers (n -bits wide, where n is large enuff to avoid overflow in this problem). And a, b, c, d, e are 1 bit flags. The micro-operations controlling this buffer are (note: no timing)

$$\begin{aligned} 1: X &\leftarrow X+1 \\ a'b'c': A &\leftarrow X, a \leftarrow 1 \\ b'c': B &\leftarrow A, b \leftarrow 1 \\ bc': C &\leftarrow B, c \leftarrow 1 \\ cd': D &\leftarrow C, d \leftarrow 1, c \leftarrow 0 \\ de': E &\leftarrow D, e \leftarrow 1, d \leftarrow 0 \end{aligned}$$

TP 3 due 31 JAN 85

given the μ -operations above and the starting contents below continue filling in the table until all registers but X have stopped changing

	X	A	B	C	D	E	a	b	c	d	e
starting values	20	10	8	6	4	2	0	0	0	0	0
clock pulse per line	{	{	{	{	{	{	{	{	{	{	{


TP 4 due 12 FEB 85

using RS - flip-flops for the flags a, b, c, d , and e draw a block diagram for this circuit. (ie the control logic the executes these μ -op's)

TP 5 due 14 Feb 85 Priority Encoders

A 4×2 priority encoder has 4 inputs labeled 0, 1, 2, 3 and three outputs H, L, R

0	1	2	3	H	L	R
0	0	0	0	x	x	0
1	x	x	x	0	0	1
0	1	x	x	0	1	1
0	0	1	x	1	0	1
0	0	0	1	1	1	1



logic table


note HL is the binary address of the lowest numbered input at logic 1. (That is the lower the input number the higher the priority)

part A. Construct a 4×2 priority encoder using 1 4×16 decoder and 3 'or' gates

part B. Show the block diagram of how to connect 5 4×2 priority encoders to obtain a 16×4 priority encoder. Carefully label your inputs 0..15 and your outputs A_3, A_2, A_1, A_0 and R. You have two 4×1 multiplexers and NO other gates.

(Note B is worth more than A)

TP6 due 21 Feb 85 delay circuits




Design two circuits one which takes the given input and produces OUT1. The other takes the given input and produces OUT2.

There are, of course, many ways to do this and what is wanted is a simple solution. The simplest solution is not required. But the ~~more~~ farther your result is from ^{the} simplest ~~could~~, the farther your grade will be from perfect.

part A. The simplest circuit which from input produces OUT1

part B The simplest circuit which from input produces OUT2

part C Again the circuit which from input produces OUT1 but this time it must include



TP 7 Software Stack Pointer due - 28 Feb 85

In Ch 7 we have seen several uses for a register used as a "stack pointer" to a stack in memory. However the Ch 5 computer does not have such a register. Your job is to add a stack pointer via software (as in Ch 6).

Some storage is reserved to help you

SP :	(the stack pointer)
OLD_AC:	(temp storage for AC)
SUB_ADD:	(temp storage for subroutine address)
TEMP :	(additional storage) ^{in call}

- Write the routines (SP grows to high memory; AC ^{protected})
- A. Pop $AC \leftarrow TOS$
 - B. Push $TOS \leftarrow AC$
 - C. Call $TOS \leftarrow PC$, $PC \leftarrow SUBADD$ { explain
 - D. Return $PC \leftarrow TOS$
 - E. 0-address ADDITION PUSH(POP + POP) (sort of)


using the Ch.6. notation.

DATA FLOW / MICRO CODE
(or Hardcore Software)

ORG

Our object is to design a computer that will generate the control for the Chapt. 5 computer.

1. An Alternate View of the Ch. 5 Computer



We need a total of 24 "control valves" (which are numbered 0 to 23). Once again we can turn this into a control word which we will write in Hex. Examples

020000 just turns on valve 17 i.e. $MAR \leftarrow PC$

104000 values 20 & 14 : $MBR \leftarrow M$, $PC \leftarrow PC + 1$

001000 value 12 $IR \leftarrow MBR(OP\&I)$

We have just done a fetch.

To make valve 17 work like this is easy. It needs only to select line 17 overline 18 at the input of MAR and put a "1" on the LOAD control for the MAR.

The width of each line differs: Line 10 is 8 bits wide, Line 11 is 16 bits, Line 6 is 16 bits when "7"=1 and 17 bits when "7"=0.

The diamonds contain values: line 0 when selected does $IEN \leftarrow 0$, while line 1 does $IEN \leftarrow 1$.

Not all control words are valid. At most one of "0" or "1" can be selected. Similarly for 16, 19, 20 & 11

2. A very simple computer A CONTROLLER

Our Control Computer has a 7-bit CAR (Control Memory Address register) hooked to a very fast ROM of 2^7 - 25 bit words. It has 1 Output namely the 24 control lines. It has 2 inputs the FLAGS which give the status of the chapter 5 computer and MAP which translates OP CODES of the chapter 5 computer into addresses for the CAR.


Basically it has two instructions; OUT with $CM_{24} = 1$ (CM = Control Memory [CAR]) which just outputs $CM(23,0)$ for control, and a conditional jump $CM_{24} = 0$. This jump takes two forms:


$CM_{23} = 1$ Field $CM(22-19)$ chooses a flag if it is 1

$CAR \leftarrow CM(13-7)$ otherwise $CAR \leftarrow CM(6-0)$

$CM_{23} = 0 \quad CAR \leftarrow MAP$

In either case all the control lines are zero.





FLAG


- 0 MBR ≠ 0 (set if MBR isn't zero)
- 1 FG1
- 2 FGO
- 3 AC(1)
- 4 AC = 0
- 5 E
- 6 Interrupt
- 7 I (indirect bit) and not 9₇

MICRO CODE

Pg 4

	00	01	10	11
00000	AND: CW(18)	SKIP: CW(14)	CLA: CW(6,7,8,9)	SZA: CJMP3 SKIP, CHECK
00001	CW(20)	CHECK: CJMP(6) RUP, FETCH	UJMP CHECK	NU
00010	CW(6,7,9)	FETCH: CW(17)	INP: CW(4), 23	NU
00011	UJMP CHECK	CW(20,14)	UJMP CHECK	NU
00100	ADD: CW(18)	CW(12)	CLE: CW(3)	SZA: CJMP4 SKIP, CHECK
00101	CW(20)	CJMP(7) IND, EX	UJMP CHECK	NU
00110	CW(6,9)	EX: JMP MAP	OUT: CW(10), 22	NU
00111	UJMP CHECK	IND: CW(18)	UJMP CHECK	NU
01000	LDA: CW(18,6,7,8)	CW(20)	CMA: CW(6,7)	SZE: CJMP5 CHECK, SKIP
01001	CW(20)	JMP MAP	UJMP CHECK	NU
01010	CW(6,9)	RUP: CW(16,13)	SKI: CJMP(1) SKIP, CHECK	NU
01011	UJMP CHECK	CW(17,14)	NU	NU
01100	STA: CW(18)	CW(21,0)	CME: CW(2)	HLT, Bl0, Fuse
01101	CW(11)	WMP_FETCH	UJMP CHECK	
01110	CW(21)		SKO: CJMP(2) SKIP, CHECK	
01111	UJMP CHECK		NU	
10000	BUN: CM(15)		CIR: CW(6,8)	
10001	UJMP CHECK		UJMP CHECK	
10010	NU		ION: CW(0)	
10011	NU		UJMP CHECK	
10100	BSA: CW(18,15,16)		CIL: CW(6,8,9)	
10101	CW(21)		UJMP CHECK	
10110	CW(14)		IOF: CW(1)	
10111	UJMP CHECK		UJMP CHECK	
11000	ISZ: CW(18)		INC: CW(6)	
11001	CW(20)		UJMP CHECK	
11010	CW(5)		NU	
11011	CW(21)		NU	
11100	CJUMR(0) CHECK, SKIP		SPA: CJMP3 CHECK, SKIP	
11101			NU	
11110			NU	
11111			NU	

1. A. Change the micro code on Pg4 so that STA has op code 9, and ADD has op code 9₃
 B. Add the instruction NOT (no operation) with op code I₉B₁₁ by changing the contents of one address in control memory (which address?)
2. It is decided to replace ISZ with DSZ (decrement and skip if zero). Someone suggested changing value "5" from increment to decrement and not touching the micro-code.
 A. Will this in fact change ISZ to DSZ?
 B. Will this change have any unwanted side effects in terms of the micro control? why or why not?
3. By just changing the content of location 0101001 in control memory and with addition of FLAG 8 = MBR₁ (leftmost bit) change the computer to allow "infinite" indirection, i.e. if the left most bit is 1 then its address part is a pointer and not the effective address, thus we stay in the indirect cycle until the leftmost bit is 0.
4. Add the figure to right to figure on page 1. If A=1, then MAR $\leftarrow (xyz)_2$
 i.e. if x=1, y=0, z=1 and A=1
 then MAR $\leftarrow 5$. Also add the values A, x, y & z to our control word.
 Using the micro-code format of page 4 (i.e. CW(11,21))
 A. Write a pair of control words which does "M[3] \leftarrow M[6]"
 B. Write a triple of control words which does "BUN 7" (no indirection)
 [you may assume each pair is followed by UJMP Check.]
5. Still using the setting of problem 4 write a sequence of six control words which does "M[0] \leftarrow M[7] + M[4]" (do NOT protect the value in AC).



TP9 due 28 March 85 Asyn Transmitter

TX is a 10 bit register with TX_9 connected to a tristate buffer gate which is turned on and off by the RS flip-flop LE (Line enabled). The output of the tristate gate is hooked to the LINE (also used in TP's 10 & 11).

TB is 8 bits wide, Count is 4 bits wide and TBE is a flag (RS flip-flop). We have the following μ -ops

$LE' TBE' : \begin{cases} TX_9 \leftarrow 0, TX(8-1) \leftarrow TB, TX_0 \leftarrow 1 \\ LE \leftarrow 1, TBE \leftarrow 1, COUNT \leftarrow 16_{10} \end{cases}$

LE : if count = 0 then (Shl TX, $TX_0 \leftarrow 0$)

LE : if count $\neq 0$ and $TX(8-0) = 0$ then $LE \leftarrow 0$

$LE + TBE : COUNT \leftarrow COUNT - 1$.


Draw a block diagram ~~for~~ circuit that realizes this Transmitter

Show how to modify this circuit so that TX_8 is loaded with an even parity bit instead of TB_7 when $LE' TBE'$

(TBE = transmit buffer empty)
 (TX = transmitter)

TP 10 & 11 Asyn Receiver.

The following 4 pages are the same. They show the circuit of an Asyn Rx. Input (Serial) comes from 'LINE'. FGI & INR are as in the Ch.5 computer. There are 4 states



TP 10
due
4 Apr

- A. Using the circuit give the μ -ops for each of the states.
 - B. In words describe what each state is "doing" and what causes the state transitions.
- Hint: "Color" the active lines a page per state.

TP 11 due 11 Apr 1985 Receiver Flags

We want to add some error flags to our receiver. ER, E/O (even/odd), P/NP (parity/no parity) are control flags. FE (framing error), PE (parity error) and VE (receiver overflow error) are status flags. The following μ -op's are added. (ER = error reset) (

$c_2 RR'_q RR'_o : FE \leftarrow 1$

$c_2 RR'_q RR'_o ER : FE \leftarrow 0$

$c_2 RR'_q P : \text{if parity doesn't match} \text{ then } PE \leftarrow 1$


$c_2 RR'_q ER : \text{if parity match then } PE \leftarrow 0$

$c_2 RR'_q FGI : VE \leftarrow 1$

$c_2 RR'_q FGI' ER : VE \leftarrow 0$

(match means same parity as E/O)

Use RS flip-flops for FE, PE, VE and draw a circuit which does these μ -ops. You have only one 'xor' gate (with as many inputs as you need) and no 'xnor' gates.



An integer Multiplication Unit.

$X \& Y$ are 8-bit registers. $T \& PP$ are 16-bit registers

Z is a D flip flop. P is a 1-bit flag. ($P=1$ means)

X is a positive 8-bit number, $P=0$ means X is in 2-complement)

CC (cycle counter) is 3 RS flip-flops which when followed by a 3×8 decoder produces the controls

C_0, C_1, C_2, \dots [reg. numbered from right starting w/ zero]

C_0 : idle

C_1 : not used until part C

C_2 :
 some clock pulse
 $\left\{ \begin{array}{l} PP \leftarrow 0, \\ shr \, Y \, Z \quad (\text{i.e. } Y_7 \leftarrow 0, Z \leftarrow Y_0), \\ \text{if } (P=1) \text{ then } (T(7-0) \leftarrow X \text{ and } T(15-8) \leftarrow 0), \\ \text{if } (P=0) \text{ then } (T(7-0) \leftarrow X \text{ and } T_{15} \leftarrow X_7 \text{ and } T_{14} \leftarrow X_7 \\ \text{and } T_{13} \leftarrow X_7 \text{ and } \dots T_0 \leftarrow X_7), \\ CC \leftarrow 3 \end{array} \right.$

C_3 :
 some CP
 $\left\{ \begin{array}{l} \text{if } (Z=1) \text{ then } PP \leftarrow PP \oplus T \\ shr \, Y \, Z \quad (Y_7 \leftarrow 0, Z \leftarrow Y_0) \\ shr \, T \quad (T_0 \leftarrow 0) \\ \text{if } Y=0 \text{ then } CC \leftarrow 4 \end{array} \right.$

C_4 : nothing

A. Suppose X contains -12 (2-comp), Y contains 5 and $CC=2$ show the contents of each register and each flag in binary after each clock pulse until they stop changing. NOTE $P=0$

B. Draw a block diagram show all control lines.

C. This will not work if Y is a negative number in 2's complement but if $Y < 0$ we can multiply both $X \& Y$ by -1. Write down this in Reg Trans lang using c_i .