

• 325 FLOPs 1-8 Ops each 9.16 (5 pts) by

have a memory. A happy.

4. In a 8-bit machine  $3C_{16}$  is subtracted from  $BD_{16}$ . Give the contents of the flags CS, VS and PE (empty every) after this operation.

2. A cache has an access time of 100 ns, main memory's access time is 400 ns. 80% of the references are reads (90% hit the cache), the misses access main memory after trying the cache) writes are write through done in parallel.  
A. Compute the average access time:

BC Suppose the hit percent is way too high. Find the hit percent where the average access is that of main memory (i.e. 400 ns)

3. The amount of information in human DNA is roughly equivalent to the information in a bookcase of books. Figuring 8 shelves to a bookcase, 128 books per shelf, 512 pages per book, 2 columns/page, 128 lines of 64 chars/column  
A. figuring 8 bits/char how many bits of info is this as a power of two?

BC Using  $2^{10} = 10^3$  and the old saying "9 minutes pleasure, 9 months pain" compute the band rate of sex in M/min. (use 8 minutes instead of 9)

4. Write down 3 groups (say for something like the ch 5 computer) which exchange the contents of  $M(123H)$  and  $M(ABC_H)$  (you may destroy the contents of AC)  
A. If the clock runs at 5 MHz, how many usec are needed?

5. Write down 3 sequence of assembly statements for "... chart 5" as problem 4 in swap file sheets  
A. If the extra storage is possible of  $M(123H)$  and  $M(ABC_H)$ . Use as little extra storage as possible

- B. How many clock cycles are need to run your program?  
C. If the clock runs at 5 MHz, how many usec are needed?  
6. A slave is being sent data from the master. List the sequence of events  
A. If 1-wire slave control is used.

B. If 2-wire handshaking is used.

7. Carefully "step by step" illustrate the restore method when  $B = 11_2$  is divided into  $AQ = 011_2$ . Label what you are doing & indicate the quotient & remainder (Show contents: EAQ, SC, DIF, etc.)

8. On 5 I/O complete the tables (CPU is never the correct answer)

FGI was FGI is now [data] sent from data arrived at

0	1	
1	0	


F60 was	F60 is now	[data sent from]	[data arrived at]
0	1		

for Q5 complete  
from a free memory reference

9. Write the execution cycle (complete with controls) for the instruction [opender] TEST\_AND\_SET which  $AC \leftarrow M[$  effective address] and  $M[$  effective address]  $\leftarrow FFFF_H$  (note  $AC \leftarrow FFFF_H$  is NOT valid for Ch 5 !)

10. B and T are 8-bit registers. The p-op t: shr(T) is executed frequently but not every clock cycle. When T is "emptying" its last bit the contents of B is transferred to T. (ie. t: if T is going to be empty then T = 0). The data in B is arbitrary (any pattern). T is loaded again as the 8th pattern. The data in B is shifted out. A three bit register C is available. Draw a block diagram which implements these timing aims

11. Bit oriented protocol: zero insertion) The "infinite reg" IR contains the raw data to be sent via the zero insertion protocol. Use the 5 D flip-flops so that the line Q sends the correct coded output. (ignore initializing the D-flip flops)



卷之三

Chapter 8 Computer IS

CAL

B RETUR

The general format for an instruction is

Q4. Describe the states (value & function) of the ch.5 computer (i.e.) and give the transactions (when & where)

15. Compare & contrast

A. virtual vs transparent

B. microcode vs hard wired logic

C. Dirty vs Valid bits

D. I/O interrupt vs internal interrupt (like  $\div 0$ )

E. Disk vs Drum

16. LRU : the numbers 0..7 are used in some sort of sequence (repetitions allowed) reg's R0..R7 contain the relative position i.e. if R<sub>i</sub> contains 0, i was the most recently used and if R<sub>i</sub> = 7 then i was the least recently used. R0..R7 are 3-bits wide and have SET and CLEAR controls. The number is input on the lines n<sub>2</sub>, n<sub>1</sub>, n<sub>0</sub>. You also have 3. Minutiae comparers (mc) like



draw a block diagram.

Q. In a simple speedometer, the idea is to count revolutions of the front wheel (in rev/sec) and translate this into speed (in mph). The equation  $r = 13s$  is helpful, where  $r$  = number of revolutions of front wheel per second and  $s$  = speed in miles per hour.

- A. Assume the register AR contains the number of revolutions in the last second. If speeds of at least 100 mph need to be accurately read, how wide must AR be?

B. Assume the register C contains the total number of revolutions since the speedometer was last turned on. If distances of at least 1000 miles need to be accurately reported, how wide must C be?

- D. To get the correct value in AR from the value in C we add registers OC (old C) and ROC (Real Old C) the same width as AR. Assume the control line P is "1" for exactly 1 clock cycle per second, then the micro-op P:  $ROC \leftarrow OC$ ,  $OC \leftarrow C$  (the correct number of low order bits) is added to the system. Explain how the value for AR can be obtained.


EFG Draw a block diagram of the system so far (when do you load AR?)

HJ A "look up" table is used to translate the value in AR to the correct output codes to display the current speed. The output display has 3 digits (like 37.2) and each digit is displayed by a 7-segment display unit (decimal point is always on) what size (ie  $2^n \times m$ ) ROM is needed?

MK. We are almost done with outputs, but the display units use too much of the battery so we need a control line Q which is "1" for exactly 1 clock cycle some where between 50 and 100 times a second. The clock rate is 1 Mega Hz and we add another register D with  $\mu$ -op 1:  $D \leftarrow D+1$  and let Q be the boolean value of  $(D=0)$ . Find the width of D (values somehow will only be displayed when D=1, saving lots of current (i.e. battery juice))

Finally we start on input. A tiny magnet is put on one spoke of the front wheel and a magnetic sensor is placed on the front fork. Spinning the front wheel, we find that the sensor "feels" the magnetic field for  $\frac{1}{32}$  of every rotation of the wheel. The clock rate is 1 MHz, how many clock pulses does the sensor "feel" the magnetic field each revolution if the bike is going 100 mph? \_\_\_\_\_ if the bike is going 1 mph? \_\_\_\_\_

If the sensor sends "logic 1" to the speedometer when it "feels" the magnetic field and "logic 0" otherwise, This input is serially loaded into the register IR which is four bits wide. Label the sensor output line MS (magnetic sensor) write the  $\mu$ -op which does this and include "control" part in the  $\mu$ -op.



**b6:** Now we are ready to initialize the speedometer, which of our registers need to be initialized (AR, c, OC, ROC, D, IR) if we don't care if it gives incorrect speeds ~~or distance~~ for 30 secs or so but it needs to be correct after 1 min of operation.

Q3 How would you initialize the value of C?



7. At time  $t=0$  a 68000 is working on a user program A, which needs 100 units of service time. The following interrupts occur (see table to right) Complete the diagram to show where the 68000 is doing at each time  $t$

ORIGIN	PRI	time	device	priority	service time
		25	w	3	10
		50	x	3	25
		60	w	3	10
		70	y	5	30
		90	z	6	25



8. Carefully "step by step" illustrate the restore method when  $B = 11_2$  is divided into  $A = 0100_2$ . Label what the steps are doing & indicate quotient & remainder. (Show contents EAQ, SC, ...)

9. Describe the states (ie  $c_0 - c_3$ ) of the chapter 5 computer and the state transitions (when it goes where)

10. A 12-bit SP (stack pointer) register has been added to the chapter 5 computer. SP points to Top of Stack and grows toward low memory. Your task is to write the execution cycles (until controls for CALL (op code r) and RETURN (op code s))

A CALL

B RETURN

- ii. A master device wants data from a slave device  
AB list the sequence of events for 1-write 1-read control

c) list the sequence of events for 2-wire handshaking control

- E. Why would you might need the cost of the extra wire in the 2-wire control (i.e. what do you gain?)
12. Write  $\mu$ -code in the Chapt 8 style which does  $M \leftarrow M + AC$   
The value of AC does NOT change. To start off correctly worry about effective addresses.
- or can be,  
or can be,  
or can be,
13. Addressing formats, describe where the operands are for ADD
- 0-address machine
  - 1-address Machine
  - 2-address Machine
  - 3-address Machine
14. Describe how the Address of the operand is compute in each of the following addressing modes. The constant included in the instruction is C.
- Immediate
  - Direct
  - Indirect
  - Register X indirect
  - Relative
  - Indexed by register Y
  - Register Z
  - Relative with index W and displacement

15&16 Designing a digital bicycle speedometer: The idea is to count revolutions of the front wheel (in rev/sec) and translate this into speed (in mph). The equation  $v = 13s$  is helpful, where  $v$  = number of revolutions of front wheel per second and  $s$  = speed in miles per hour.

- A. Assume the register AR contains the number of revolutions in the last second. If speeds of at least 100 mph need to be accurately read, how wide must AR be? \_\_\_\_\_

Bc. Assume the register C contains the total number of revolutions since the speedometer was last turned on. If distances of at least 1000 miles need to be accurately reported, how wide must C be? \_\_\_\_\_

- D. To get the correct value in AR from the value in C we add registers OC (old C) and ROC (Real Old C) the same width as AR. Assume the control line P is "1" for exactly 1 clock cycle per second, then the micro-op P:  $ROC \leftarrow OC$ ,  $OC \leftarrow C$  (the correct number of low order bits) is added to the system. Explain how the value for AR can be obtained.


EFG Draw a block diagram of the system so far (when do you load AR?)

HJ A "look up" table is used to translate the value in AR to the correct output codes to display the current speed. The output display has 3 digits (like 34.2) and each digit is displayed by a 7-segment display unit (decimal point is always on) What size (ie  $2^n \times m$ ) ROM is needed?

JK. We are almost done with outputs, but the display units use too much of the battery so we need a control line Q which is "1" for exactly 1 clock cycle, some where between 50 and 100 times a second. The clock rate is 1 Mega Hz and we add another register D with  $M \rightarrow P: 1 : D \leftarrow D+1$  and let Q be the booleam value of ( $D = 0$ ). Find the width of D (values somehow will only be displayed when D=1, saving lots of current (i.e. battery juice))

LWN Finally we start on input. A tiny magnet is put on one spoke of the front wheel and a magnetic sensor is placed on the front fork. Spinning the front wheel, we find that the sensor "feels" the magnetic field for  $\frac{1}{32}$  of every rotation of the wheel. The clock rate is 1 MHz, how many clock pulses does the sensor "feel" the magnetic field each revolution if the bike is going 100 mph?  
 if the bike is going 1 mph?

OP If the sensor sends "logic 1" to the speedometer when it "feels" the magnetic field and "logic 0" otherwise. This input is serially loaded into the register IR which is four bits wide. Label the sensor output line MS (magnetic sensor) write the µ-op which does this and include "control" part in the µ-op.



QRSTUVWXYZ:  
 Draw a circuit which translates the "leading edge" of MS into a 4 clock pulse long output (i.e. so that out:  $C \leftarrow C + 1$  keeps the correct count of the number of revolutions) Note that ms clock runs in sync with ms out is "1" for one clock cycle then out is zero until the next leading edge  
 Za: There are 2 states ( $Q=0$ ) and ( $Q=1$ ) describe what each is looking for  
 $(Q=0)$ :  
 $(Q=1)$ :

b: Now we are ready to initialize the speedometer, which of our registers need to be initialized (AR, C, OC, ROC, D, IR) if we don't care if it gives incorrect ~~resets~~ speeds ~~or distance~~ for 30 secs or so but it needs to be correct after 1 min of operation.

ed How would you initialize the value of C?